Although Krylov subspace methods have proved to be useful techniques to reduce the size of linear interconnect models, they suffer from the drawback of redundancy. The size of the models generated by the methods is larger than strictly deeded. In this paper we propose a method to reduce this redundancy. The modification requires only minor extra computational effort and makes Krylov subspace methods significantly more efficient.
Introduction
In many industrial applications, model order reduction (MOR) techniques are of interest to overcome computational complexity. However, in the large variety of MOR methods that are available at the moment, only a few meet the requirements to be suitable for this area o f application. In RF simulation applications there is a growing desire for stable time-domain simulations. The applications that are designed nowadays work with frequencies up to 60 GHz and have to be simulated in that range as well. All these requirements formulate a challenging task where MOR can play a vital role.
This article focuses on the application of an algorithm as implemented in a proprietary 2.5D EM simulator. This allows simulation on real-life electronic interconnect structures and functional RF layout components. Here a boundary element method is implemented to calculate the EM-properties of a layout. This is done in a way similar to the well-known PEEC method ( [ 1 ] , [ 5 ] ) .
The equivalent circuit is reduced using a technique, which is available in the layout-simulator. However, this frequency domain based reduction method does not allow for time-domain simulations, because stability is not guaranteed.
The well-known methods PRIMA [71 and Laguerre-SVD [4] are implemented in this layout simulator as an alternative for the existing reduction method. The preservation of stability and passivity is shown in [Z] , where transient simulations using models generated by our initial implementation of the MOR algorithms were presented.
We have however observed that the reduced systems generated by applying Krylov subspace methods in a straightforward way are larger than really needed. The models contain redundant information, making the equivalent circuit models larger and the simulation times longer. The proposed modifications make the methods more efficient and demand only a minor extra computationa1 effort. in a Krylov space the coefficients (moments) of this expansion of the transfer function are collected in a space, the Krylov space, Normally this space has smaller dimensions than the dimensions of the system itself. If then the original system is projected onto this Krylov space, the size of the system is reduced and a certain number of coefficients in the expansion are preserved. Therefore, this smaller system gives an approximation of the original, large system. For multiple input systems the matrix Bi has more than one column. Every port in the system corresponds with one column in this matrix. Hence, the Krylov space will be a Block Krylov space, consisting of blocks of size, say p , the number There are some attributes of Krytov subspace methods that make them more interesting for this application than others, For a start, the methods are relatively cheap. Secondly, they converge to the exact system. Finally, they are more generaIly applicable than many truncation methods, like Balanced Truncation [6] . Krylov spaces methods can also be applied to DAE's, which are systems that have a singular matrix C.
A disadvantage of Krylov subspace methods is that they do not distinguish between important and negligible information. building a Krylov space. This is a second reason that an approximation can be generated, which is too large. This is different from for instance truncation methods. In these methods, first the system is transformed into a form, which elucidates the difference between important states of the system and state that can be neglected in an approximation.
We have to remark here that the pictured problem is inherent to (Block) Krylov space methods. Therefore, an optimal choice of the expansion point in for instance PRIMA, cures part of this problem, but does not completely solve the problem.
Redundancy reduction
In our research we found a way to remedy part of this redundancy. Suppose a system has p ports. Then, every iteration of the Krylov space algorithm, adds p columns. However, not every column is adding an equal amount of information to the space. At a certain point there can be columns which are almost zero or which are already spanned by columns in the already existing Krylov space. This event can easily be detected during the construction of the block to be added. Hence, the method requires hardly any extra computational effort. Two situations can arise: Firstly, a column in the block to be added is almost zero and secondly, a column might be completely spanned by columns, which are already in the Krylov space. When a Block Amoldi procedure, as in for instance PRIMA, is applied, the second situation boils down to a column, which is almost zero just before the block is orthogonalized in itself by a QR step.
We therefore came up with an orthogonalisation procedure, comparable to modified Gramm-Schmidt, which removes columns that are zero or spanned by others and orthogonalizes the rest of the columns. In detail, suppose we have a three-column matrix W of which the second column is zero. The orthogonalisation comes up with an orthonormal basis Q of the two remaining columns, such that:
where Q has two columns and R is a 2 by 3 upper triangular matrix. In this way we ensure that columns that do not really matter, are not added to the Krylov space. The remaining columns are added in such a way that the essential Krylov space properties are preserved. Exact details are given in [3] .
The computational effort of this extra feature i s comparable to the normal orthogonalization in a Block Amoldi procedure, a QR decomposition.
The main advantage of this method is obviously that, with a smaller system, the same level of approximation can be achieved.
Threshold for column removal
When the norm of a column vector is smaller than a certain specified threshold, it will be removed, With the introduction of this threshold an error is introduced. Removing columns, which are not exactly zero, is unavoidable, hut may lead to errors in the Krylov space. More information on this topic can also be found in [3] .
Demonstration
The Again a significant reduction in simulation time is seen, while the time to generate the reduced models is comparable.
Conclusions
This paper presents a new, very effective method to further reduce the size of reduced order equivalent models, while maintaining the level of accuracy.
Using real-life layout structures it is demonstrated that circuit simulation times for the structures can significantly be reduced, with a minor extra effort. This opens the possibility to include layout structure models in complete RF block simulations.
